Supplementary Files - FPGA based Systolic Deconvolution Architecture for Upsampling

Citation Author(s):: Alex Noel
Joseph Raj
Professor Shantou University
Submitted by:: Alex Noel Joseph raj
Last updated:: Thu, 04/22/2021 - 09:06
DOI:: 10.21227/rjy7-4f72
License:: Creative Commons Attribution

140 Views

Categories:: Image Processing
Other
Keywords:: FPGA - Deconvolution Architecture- Transpose Convolution

0 ratings - Please login to submit your rating.

ACCESS DATASET CITE

Abstract

Please find the ZIP files attached

Instructions:

Please find the ZIP files attached

Comments

N?A

Submitted by Alex Noel Joseph raj on Sun, 02/07/2021 - 22:32

Log in to post comments

Dataset Files

LOGIN TO ACCESS DATASET FILES

QUESTIONS?