Datasets
Standard Dataset
LOBO multiplier - supplemental materials
- Citation Author(s):
-
RatkoPilipovic
Faculty of Computer and Information Science, University in Ljubljana - Submitted by:
- Ratko Pilipovic
- Last updated:
- Sun, 05/23/2021 - 08:29
- DOI:
- 10.21227/1fx5-5207
- License:
115 Views- Categories:
- Keywords:
Abstract
This code is provided here for research purpose(s) only. You are allowed to use this code/data provided that you cite the following papers:
R. Pilipović and P. Bulić, "On the Design of Logarithmic Multiplier Using Radix-4 Booth Encoding," in IEEE Access, vol. 8, pp. 64578-64590, 2020, doi: 10.1109/ACCESS.2020.2985345.
For questions and suggestions, please email Ratko Pilipović (ratko.pilipovic@fri.uni-lj.si).
****************************************************************************************************
This code is provided here for research purpose(s) only. For questions and suggestions, please email Ratko Pilipović (ratko.pilipovic@fri.uni-lj.si).
****************************************************************************************************
This directory contains the Verilog sources of our paper,”On the Design of Logarithmic Multiplier Using Radix-4 Booth Encoding"
Directory content
- verilog/LOBO_16bit/ -> Verilog source files for 16-bit LOBO multipliers
- verilog/LOBO_24bit/ -> Verilog source files for 24-bit LOBO multipliers
- verilog/LOBO_32bit/ -> Verilog source files for 32-bit LOBO multipliers
- synthesis/src/ -> Verilog code of LOBO_12_12_8
- synthesis/constraint.sdc -> Used constraints in synthesis
- synthesis/config.mk -> Used configuration in synthesis
- synthesis/reports/ -> reports from different stages of OpenROAD synthesis flow
- synthesis/results/ -> output files from different stages of OpenROAD synthesis flow, including the final GDS file
