Hardware Security
![](https://ieee-dataport.org/sites/default/files/styles/3x2/public/tags/images/nerve-cell-2213009_1920.jpg?itok=lGc1mL4U)
data for different PUF designs that has been implemented on different FPGA for making a final comparision Table for new PUF disigns and some conventional ones. These data can be useful for any Hardware security implementation to make the decision regarding a PUF. These can be used when anyone need to extract Crptographic KEY.
- Categories: