Time to digital converter

Pulse Shrinking TDC utilizing the FPGA cell block Architecture. Ultra Compact Design.

Categories:
164 Views