Viewport

Recent semiconductor devices have embraced structural modifications, including vertical stacking, to overcome the limitations of miniaturization. Particularly, memory devices have seen improvements through the transition to 3D stack structures. To address the challenges of etching high aspect ratio contact holes, the Bosch process, which alternates between deposition of a passivation layer on the pattern wall to prevent sidewall etching and etching steps, has been utilized.