Clock Network Power

The cell characterization scripts and ultra low voltage flip-flop design information including 320-bit (16x20) parallel shift register design....

If you use this data, please add the citation to the following paper :

https://ieeexplore.ieee.org/abstract/document/9643770