AES Implementation Im

data for different PUF designs that has been implemented on different FPGA for making a final comparision Table for new PUF disigns and some conventional ones. These data can be useful for any Hardware security implementation to make the decision regarding a PUF. These can be used when anyone need to extract Crptographic KEY.